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Bus interfaces keep getting faster and thus requiring designers to build
custom physical fabrics that are able to delay clock and(or) data, on their
transmitter and receivers, in order to properly receive and send data with
enough setup and hold times. Delay locked loops (DLLs) have become funda-
mental building blocks that address such problems. Not only are they present
in physical layers in integrated circuits but they also solve the problem of VLSI
systems that suffer from clock skew and jitter. This report focuses on the im-
plementation of a standard DLL and three different voltage controlled delay
topologies. The different topologies are designed and compared for metrics
such as linearity, delay range, and sensitivity to power supply.
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Chapter 1
Introduction
As frequencies of VLSI systems keep increasing, it becomes more com-
plex for physical integrated circuit designs to provide clock and data with high
fidelity, low jitter and reasonable setup-hold times. A method commonly used
in today’s applications, which attempts to address such problems, is the delay
lock loop (DLL).
Today, DLLs can be found in many applications such as high speed
memory bus interfaces, communications systems, time-interleaved pipelined
analog to digital converters (ADCs), clock signals skewing circuits and clock-
data recovery (CDR) circuits. DLL’s are very similar to phase-locked loop’s
(PLL’s) but they differ mainly in that they do not multiply their input clock
frequency and have a lower order closed-loop thus making them more stable.
1.1 DLL Architecture and Functionality
There are many DLL topologies in which the architectual implementa-
tion is highly dependent on the application. For example, in the case of high
speed memory interfaces like double-data rate three (DDR3), which is used
in applications where power consumption is important, the DLL architecture
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might not afford to have too many excessive number of voltage controlled de-
lay line (VCDL) elements because power will increase proportionally. Instead,
the DLL architecture is forced to implement features such as recirculating the
input signal through the same number of VCDL elements to mimic a higher
order of VCDL elements [6]. Since the DDR3 interface operates at frequencies
ranging from 400MHz to 1066MHz the recirculating feature will be beneficial
as it will artificially increase the range of the DLL. Of course, features like
these do not come for free as more complicated control digital logic needs to
be carefully designed to support such feature.
In this report we focus on the basic DLL model where an input clock
gets provided to the DLL and the DLL is able to provide a deterministic delay
version of the input clock by passing it a through a fixed number of N VCDL
elements.
1.2 Report Objective
This report focuses on analyzing the performance of different VCDL
topologies by looking at their dynamic range, power supply rejection ratio
(PSRR) both AC and DC, stage-per-stage delay and integral non-linearity
(INL) parameters. The topologies that will be investigated are the single
current starved inverter, Maneatis delay cell and the positive feedback delay
line.
Chapter 2 focuses on describing the implementation of the DLL which
is partially designed using ideal components and partially design using real
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components. This exercise is crucial as it will give an overall pictorial view of
other fundamental challenges that arise when building a DLL. Chapter 3, chap-
ter 4 and chapter 5 describe in detail the VCDL implementation, the different
biasing circuits used and its parameter performances. Once the VCDLs have
been analysed their parameter performance’s will be compared in chapter 6.
3
Chapter 2
Delay-Lock Loop Model
The model presented in this report, shown in Fig2.1, is composed of the
following major blocks, voltage control delay line (VCDL), a phase detector
(PD), a charge pump (CP) and a biasing circuit. There are other miscellaneous
components such as the dummy drivers, level shifters, and buffers that also
play an important role of the overall performance of the DLL. Dummy drivers
are used at the beginning of the VCDL to shape the full swing input signal
to proper levels before it accurately gets delay. They also provide proper
capacitive loading for the last delay stage of the delay line. In some topologies,
level shifters are needed to convert signals from small swing to full swing. The
signals, propagated through the DLL, might not swing rail to rail, so they
need to be converted to full swing before it gets fed back to the PD. Buffers
are needed to tap off each delay cell to provide fractional delay versions of the
input signal. These buffers add capacitance to the internal node thus affecting
the overall delay of the DLL.
4
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Figure 2.1: Top Level DLL Block Diagram
2.1 Logic Libraries
Before starting to build high level components a library of logic gates
was implemented using ideal components such as voltage-controlled voltage-
sources (VCVS), voltage controlled resistor (VCR) and ideal current sources.
The motivation behind this was to avoid any issues relating to sizing, ca-
pacitive loading and slew rate problems that arise when designing with real
components. After all, the main goal of the first part of the project was to
develop a DLL model that could be use to characterize the behaviour of dif-
ferent VCDL topologies. After some characterization of the ideal logic gates
a large library composed of the most popular logic gates was compiled. The
libray gates was composed of INV, AND, NAND, OR, NOR and XORs across
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different flavors of inputs like 2, 3 and 4. In addition to creating creating logic
libraires based on using ideal components, the same logic library set using real
components was designed. Table2.1 shows the different libraries designed.
Table 2.1: List of logic libraries design
Library Using Ideal Components Using Real Components
Inverter mINV 1X INV 1X
mINV 2X INV 2X
NAND mNAND2 1X NAND2 1X
mNAND2 2X NAND2 2X
mNAND3 1X NAND3 1X
mNAND3 2X NAND3 2X
mNAND4 1X NAND4 1X
mNAND4 2X NAND4 2X
AND mAND2 1X AND2 1X
mAND2 2X AND2 2X
mAND3 1X AND3 1X
mAND3 2X AND3 2X
mAND4 1X AND4 1X
mAND4 2X AND4 2X
NOR mNOR2 1X NOR2 1X
mNOR2 2X NOR2 2X
2.2 Phase Detector Model
The first PD was built using the logic gates described in section 2.1.
The first PD implementation, shown in Fig2.2 is composed of two SR latches
and additional combinatorial logic which produces two pulses, one called up
(up) and the other down (dn). The width of the up pulse is proportional to the
6
amount of delay the reference (ref) input signal leads the feedback (fb) signal.
Similarly, the width of the down (dn) pulse is proportional to the amount of
delay the ref signal lags the fb signal. These pulses are later connected to the
CP which uses the up and dn signals to decide how much charge to integrate
and store in the capacitive load. This capacitive load contains a voltage called
Vctrl, which carries information on whether to speed up or slow down the VCDL
elements.
ref
fb
up
dn
rst
int_rst
SR 
latch
SR 
latch
Figure 2.2: Combinatorial Phase Detector
Problems were encountered when characterizing the PD. The PD has
SR latches that are connected with feedback and it was observed that the
specter simulator is very sensitive to the feedback structure when using ideal
components. The specter simulator kept producing convergence violations and
it was discovered that not only careful initial conditions needed to be taken into
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account but that it is not trivial to meet the specter requirements when using
ideal components. Rather then spending more time debugging, an alternative
PD using real components was implemented.
Another commonly used PD is the one show in Fig2.3, which is com-
posed of two master-slave flip-flops (MSFF) that have their inputs tied to
supply rail. The output of the MSFF, that is clocked by ref, is the up signal
and the output of the MSFF, that is clocked by fb, is the dn signal. The up
and dn signals are taken to an AND gate which produces the necessary signal
to reset the internal state of both MSFF’s. The up and dn signals generated
by the following PD topology are also proportional to the delay of the ref input
signal leading or lagging the fb signal.
ref
fb
up
dn
D Q
R
D Q
R
rst
Vdd
Vdd
Figure 2.3: MSFF Based Phase Detector
The MSFF was built using real components of which its circuit imple-
mentation is shown in Fig2.4. It is composed of a master and slave latch and
it was modified to include a positive edge reset (rst) signal, which was used to
set all the initial conditions of the internal nodes of the PD.
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Figure 2.4: Master-Slave Flip-Flop
2.3 Test Bench and Analysis
Test benches were created to verify the functionality of both PD im-
plementations. The following setup was used:
• Loading
– 50fF of load for the up signal
– 50fF of load for the dn signal
• Reference clock
– Period of 10 ns
– Rise/Fall slew rate of 100ps
9
– 50% duty cycle
• Feedback clock
– Period of 9 ns
– Rise/fall slew rate of 100ps
– 50% duty cycle
The format of these two clocks were chosen to exercise the four possible
state conditions of the PD. The first condition occurs when the ref signal leads
the fb signal. This case is needed to excite the PD in producing up pulses. The
second condition occurs when both the ref and fb are edge aligned. In this case
the up and dn signals behave slightly different across the two topologies. In
the MSFF topology, both the up and dn signals assert high while in the case of
the combinatorial PD, both signals stay low. Although the behaviour of the up
and dn signals are slightly different between the two topologies, functionally
they are identical. This will be explained in more detail in section 2.4. The
third condition occurs when ref signal lags the fb signal. This case is needed
to excite the PD in generating dn pulse signals. And the final condition is
when reset is asserted.
Fig2.5 and Fig2.6 show the simulation results of the combinatorial
based PD and the MSFF based PD.
10
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Figure 2.5: Simulation Of Combinatorial Based Phase Detector
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Figure 2.6: Simulation of MSFF based Phase Detector
11
2.4 Charge Pump Model
The CP model shown in Fig2.7 consists of two ideal current sources, I1
and I2, that pass through a variable resistor whose impedance is controlled by
the up and dn input voltages. The operation of the CP consists of basically
charging or discharging the Cload capacitor for a time duration that is propor-
tional to the width of the input up and dn pulses. This is the reason why
the CP is referred to as the integrator. The voltage control resistors (VCR’s),
for both the up and dn signals, are configured in such a way so that when
the input signal is less or equal to 51% of the supply voltage the impedance
of the resistor would be infinite, which in turn won’t allow any current to be
charge or discharge to or from the Cload. On the other hand, if the signal is
greater then 51% of the supply voltage the impedance would change to 10Ω
thus allowing current to charge and discharge the load capacitor.
The CP was tested standalone and in conjunction with the phase de-
tector. Fig2.8 show the simulation results of the CP and PD together.
There are three conditions that are worth noting on the simulation.
The first condition is when the up signal is high while the dn signal is low.
In this state the upper current source, I1, charges the load capacitor and the
bottom current source, I2, is off. This causes Vctrl to rise as charge is been
stored in Cload. The second condition occurs when the up signal is low and
the dn signal is high. In this state, current source I2 turns on and I1 turns off.
This causes Cload to discharge which in turn causes Vctrl to drop. The final
stage occurs when both the up and dn signals are either high or low. In these
12
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Figure 2.7: Charge Pump Model
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cases both current sources turn on or off, so the current either flows directly
to ground or no current flows through Cload. In these states there is no change
in Vctrl.
14
Chapter 3
Single Ended Current Starved Inverter
The inverter is one of the most basic circuits so it is of no surprise
that it is also used as a building block to construct a VCDL. There are many
different inverter configurations to create a delay cell but here are three that
are most commonly known. The inverter in which its delay is controlled by
varying its supply voltage, Fig3.1a, the current starved inverter in which its
delay is controlled by adjusting the amount of current flowing through the
inverter, Fig3.1b and the inverter in which its delay is dictated by a footer
variable current source that is in series with a load capacitor, Fig3.1c.
The current starved inverter has been used in many different DLL/PLL
applications. Most of the time is configured slightly different compared to the
single ended current starved inverter topology shown in Fig3.1b. Some designs
have implemented a multi-controlled delay cell by building the current source
as a parallel stack of NMOS/PMOS devices which are control by an encoded
coarse tuning circuit [4]. Depending on the range that its been targeted differ-
ent number of NMOS/PMOS stacks are turned on thus allowing the VCDL to
achieve a larger tuning range. In other designs, the number of stacked-current
source devices are only made up of three elements. But some applications
15
vin vout
Vctrl
C
(a) Voltage Supply Inverter
Delay
vin vout
Vp
C
Vn
Vdd
(b) Current Starved In-
verter Delay
vin vout
Vctrl C
Vdd
(c) Inverter with Variable
Load Delay
Figure 3.1: Voltage Controlled Inverter Delay Topologies
require more range and thus we get implementations that have more then 3
stacked-current source devices [7]. Another technique used to widen the delay
range is to implement a body-controlled structure in the delay cell which cre-
ates an auxiliary current path that allows the control voltage to operate from
rail-to-rail [8].
In this report, the single ended current starved inverter topology shown
in Fig3.1b is designed and its performance is analyzed.
3.1 Biasing for Current Starved Inverter
Instead of creating a biasing circuit model for the single ended current
starved inverter a biasing circuit using real components was designed. The
idea was to take the Vctrl voltage output of the CP and generate two reference
voltages, Vp and Vn, using a set of current mirrors like the one shown in Fig3.2.
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The Vp and Vn reference voltages provide the gate voltage for all NMOS and
PMOS current sources in the current starved inverter chain. These reference
voltages set the amount of current that will flow through the current starved
inverter.
vctrl
vp
vn
Vdd
M1 M2
M3
M4R
Figure 3.2: Biasing Circuit For Single Ended Current Starved Inverter
3.2 Structure and Operation
The current starved inverter, shown in Fig3.3, is composed of a stan-
dard inverter cell, a variable current sources and a capacitive load. There are
two current sources in this design that control or rather starve the amount of
current flowing through the inverter. These current sources charge and dis-
charged the load capacitor thus proportionally generating delay through it.
Fig3.3, shows the current starved inverter delay line circuit. Vp, one of the
outputs of the biasing circuit, feeds into the gate of the PMOS device and it
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provides the Vgs that controls the amount of current flow through the inverter.
Vn, the other output of the biasing circuit, feeds into the gate of the NMOS
device and it provides the Vgs that controls the amount of current that will be
sink through the inverter.
vin vout
M1
M4
M2
M3
Cload
Vdd
Vp
Vn
Figure 3.3: Single Ended Current Starved Inverter with Biasing Circuit
The delay through the VCDL is determined by the impedance and
capacitance observed at the output node. During the design process, care
must be taken to balance the impedance when driving high or low. Meaning,
the impedance looking at the output node, should be the same when driving
high or low. This will guarantee a symmetrical time constant when driving
in either direction. The total capacitance, at the output node,is composed of
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the Cload, the drain parasitic contributed by M2-M3, wiring parasitics and the
next stage delay capacitance. So the total delay would be given by:
Ceffective = Cload + Cdrain parasitics + Cwiring parasitics + Cnext stage delay (3.1)
delay = Ceffective ∗ rO2,3 (3.2)
3.3 VCDL Current Starved Inverter Chain
The VCDL Current Starved Inverter is composed of 8 delay stages
like the one shown in Fig3.4. The first two delay cell stages act as dummy
cells. These dummy cells are used to shape the signal with correct slew rates
and voltage swings so that proper timing could propagate through the VCDL
chain. If these dummy delays were not placed, the difference in delay between
the first-second stage would not be the same as the fourth-fifth delay stage
because both the slew-rate and swings would not be the same thus causing
skew and thus affecting the INL/DNL of the DLL. The last delay cell acts as
a dummy cell and it is there to provide proper capacitive loading to the last
stage. If the last stage was connected to a level shifter or a PD, then it would
suffer from not observing the same loading as the other delay cells.
3.4 Delay Range
The current starved delay chain was designed to achieve a 1 input clock
cycle of delay which in this case it equates to 1.25ns (800MHz). The control
voltage was swept 650mV to 1.8V to observed the maximum attainable delay
19
Dummy Cells
τ τ τ τ τ τ τ τττ τ
Dummy Cell
vin out1 out2 out3 out4 out5 out6 out7 out8
Voltage Controlled Delay Line (VCDL)
Figure 3.4: Single Ended Current Starved Inverter With 8 Delay Stages
range by the design. The results are shown in Fig3.5.
0.8 1 1.2 1.4 1.6 1.8 21
1.1
1.2
1.3
1.4
1.5
1.6
1.7
vctrl (V)
de
lay
 (n
s)
8−stage VCDL delay
Figure 3.5: Single Ended Current Starved Inverter Delay Range With 8 Delay
Stages
It can be observed that the range lies between 1.56ns to 1.05ns when
the control voltage is swept from 650mV to 1.8V. It can also be seen that
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the Vctrl − delay curve is not linear and as Vctrl decreases the delay starts
increasing exponentially. The current starved inverter was carefully design so
that the 1.25ns clock period landed in the middle of the delay range curve.
The desire for this was to accommodate for any adjustments the phase detector
and charge pump need to make to lock the output phase to input reference
clock.
3.5 PSRR
In order to understand the sensitivity of the current starved inverter
due to supply offset changes and ac noise, DC and AC test were done. The
DC test which is composed of testing the voltage supply at ±100mV from its
original value, of 1.8V, and have its Vctrl − delay curve monitor for changes.
This will give us an indication of how much the total delay through the VCDL
would change in case of a DC supply voltage change. The AC test is composed
of applying an AC noise in the supply with a 50mV amplitude and observe
the change across its 8-stage delay.
In the DC test it can observed, Fig3.6, that as the DC drops by 100mV
the circuit gets slower. In other words, the propagation through the 8-stage
VCDL gets longer while keeping its overall profile the same. On the other
hand as the DC supply increases by 100mV the circuit gets faster but the
overall profile of the Vctrl−delay curve does not stay the same for the low Vctrl
voltages. As the supply voltage is increased the biasing starts breaking down
providing voltages that start causing the current sources in the VCDL to start
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operating in the linear region.
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Figure 3.6: PSRR DC With ±100mV of current starved inverter
The AC test was conducted by monitoring the output period while
sweeping the AC noise frequency from 1Hz to 1GHz with 10 points/decade.
The graph in Fig3.7 shows that the output period starts to get affected when
the AC noise frequency gets around 20KHz. As the AC noise frequency in-
creases, the perturbations on the period also increase. There are particular
frequencies in which the period gets most affected like at 2MHz, 10MHz and
250MHz. The plot also shows the impact of the period as the AC noise phase,
relative to the input frequency, is varied. Fig3.7 also plots the different AC
phases relative to the input frequency.
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Figure 3.7: PSRR AC with ±50mV of current starved inverter
3.6 Delay Per Stage
Another metric that is considered is the symmetry in the delay per
stage. Any difference in delay per stage will directly impact the INL/DNL of
the DLL so it its desired to maintain the symmetry constant. The property
of the current starved inverter is that the signal gets inverted going from one
stage to the next. This creates a constrain in the VCDL as the rise and fall
would have to be carefully designed to have the same rise and fall times.
Fig3.8 shows the delay per stage. It can be observed that the odd delays
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are symmetrical. The even delays are also symmetrical, but between the odd
delay and the even delays there is around a 25ps of difference. As mentioned
above, this difference arises from having unbalanced rise and fall times.
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Figure 3.8: Stage-per-Stage Delay
3.7 INL
A commonly used performance metric is the INL of the DLL. The INL
provides information about the linearity of the overall transfer curve and can
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be described as:
INLn = Output value for input code n−Output value of the reference line at that point
(3.3)
It can be seen in Fig3.9 that the INL at its worst gives close to -0.2LSB of
error.
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Figure 3.9: Integral Non-Linearity For Current Starved Inverter
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Chapter 4
Maneatis Delay Cell
Another VCDL that has been very popular in DLL and PLL designs is
the Maneatis delay cell. Its self-biasing property which tends to simplify the
DLL/PLL designs by removing the need for precise current sources makes the
architecture popular [9]. Other properties which make the Maneatis VCDL
popular is its linearity across Vvctrl and its ability to achieve a wide range [3].
4.1 Biasing Circuit
The biasing circuit for the Maneatis delay cell is nothing more than a
half replica circuit of its VCDL as observed in Fig4.1. The replica dummy load
M0-M1, which is sized the same as the resistive load of the Maneatis VCDL, is
biased by Vctrl. The drain of M4 will be fed to an opamp where its compared
to Vctrl. The output of the opamp adjusts the gate voltage of the tail current
M6 thus creating a feedback loop. The use of the opamp in this biasing circuit
is not only maintaining the signal riding at Vctrl but to also reduce the supply
sensitivity. This is accomplished because any change seen in the supply will
translate to a change in the tail current M4, which results in its gate voltage
adjusted by the opamp. Similar to the current starved inverter topology, the
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Vctrl and Vn get distributed to all 8 VCDL elements.
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Figure 4.1: Bias Circuit For Maneatis Delay Cell
4.2 Structure and Operation
The maneatis delay cell shown in Fig4.2 is composed of two symmetric
PMOS resistive loads M0-M3, a differential input stage M4-M5 and a tail cur-
rent M6. The resistive load is made up of a diode connected PMOS in parallel
with a triode PMOS device. The I-V curves of the diode connected load and
the triode load are nonlinear, and follow more of a quadratic behaviour when
looked at independently. But when they are combined they produce an I-V
curve that is linear and that closely resembles a resistive load [5]. For a given
tail current, the output voltage swing is determined by Vctrl. And since Vctrl
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needs to vary to change the value of the resistive load, the output voltage
swing would also change. In order to keep a constant voltage swing a dynamic
biasing circuit is used, where Vctrl and Vn are adjusted at the same time to
keep a relatively constant output swing.
vi+
Vn
M0 M1
vi-
M2 M3
Vctrl
M4 M5
M6
vo- vo+
Vdd
Cload
Figure 4.2: Maneatis Delay Cell
The delay through the Maneatis delay cell is composed of the effective
resistance times the effective capacitance observed at the output. The effective
resistance at the output is dominated by the diode connected load and thus a
first order estimation can be made to say that the effective output resistance
is given by 1/gm. The effective capacitance at the output node is composed of
all the wiring parasitics found at the output node, the capacitive loads at the
output Cload, the drain capacitance of M4-M5 and the capacitive load of the
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next delay stage. This provides the following:
delay = Ceffective ∗Reffective (4.1)
Reffective = 1/gm (4.2)
Ceffective = Cwiring parasitics +Cload cap +Cdrain parasitics +Ccap next delay stage (4.3)
gm = µncox
W
L
(Vctrl − Vt) (4.4)
delay =
Ceffective
µncox
W
L
(Vctrl − Vt)
(4.5)
4.3 VCDL Maneatis Chain
The Maneatis VCDL is composed of 8 delay stages like the one shown
in Fig4.3. The first two delay cell stages act as dummy cells. These dummy
cells are used to shape the signal with correct slew rates and voltage swings
so that proper timing could propagate through the VCDL chain. Note that
although a rail to rail input voltage signal is provided to the Maneatis delay
cell, the output swing after the first two stages is not full swing. This is
expected from the Maneatis delay cell. In fact, a level shifter is needed at each
phase output to convert the signal back to full swing. The last delay cell also
acts as a dummy cell and its there to provide the loading of the last output
stage. If the last output stage was connected to a level shifter, then it would
suffer from observing different capacitive loadings than the intermediate delay
stages thus resulting in incorrect slew rate and affecting the INL of the DLL.
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Figure 4.3: Differential Maneatis With 8 Delay Stages
4.4 Delay Range
The Maneatis delay chain was designed to achieve a 1 input clock cycle
of delay which in this case it equates to 1.25ns (800MHz). The control voltage
was swept 500mV to 1.1V to observe the maximum achievable delay by the
design. The results are shown in Fig4.4. It can be observed that the range
lies between 800ps to roughly 1.6ns when the control voltage is swept from
500mV to 1.1V. The slope of the delay line is relatively linear throughout the
Vctrl range. This is particularly important and desired as it makes the overall
DLL more stable. If the curve were not linear and rather had an exponential
signature, a small change in Vctrl would cause a big change in delay, which is
not desirable for the overall stability of the DLL.
4.5 PSRR
In order to understand power supply noise sensitivities of the Maneatis
delay cell, DC and AC noise tests were done. The DC test is composed of
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Figure 4.4: Maneatis Delay Range With 8 Delay Stages
taking the 8 stage Maneatis VCDL and measure its delay range when the
voltage supply is operated at ±100mV from its original value, of 1.8V. This
will give us an indication of how much the total delay through the VCDL
would change in case of a DC supply voltage change. The AC test is composed
of applying an AC noise in the supply voltage with a 50mV amplitude and
measure its period change across the 8-stage delay chain.
The results of the DC test can be observed, in Fig4.5. It can be seen
that the biggest impact is the linearity of the delay curve when operating Vdd
at 1.7V. This occurs because lowering the supply voltage causes the Vgs of the
resistive loads to be lower thus pushing them towards the subthreshold region
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of operation. At the lower end values of Vctrl the profile of the delay curve
stays constant across the different supply voltages. As the supply voltage gets
lower the delay through the VCDL gets lower.
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Figure 4.5: PSRR DC with ±100mV of Maneatis delay cell
The AC test was conducted across different frequencies, ranging from
1Hz-1GHz with 10 point samples per decade while its output period was mea-
sured. This test was conducted across 4 different ac phases to avoid the ac
noise to be in phase with the input signal. The graph in Fig4.6 shows that
some frequencies have a higher impact on the overall VCDL period. This phe-
nomena occur due to the resonance frequency of the VCDL and how the input
clock frequency aliases with the noise in the supply. It can be observed that at
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the low frequencies the period stays flat at 1.25ns and its not until 8-10MHz
where the period starts getting affected by the ac noise on the supply.
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Figure 4.6: PSRR AC with ±50mV of Maneatis delay cell
4.6 Delay Per Stage
Another metric that is considered is the symmetry of the delay per
stage. Any differences in delay per stage will directly impact the INL of the
DLL so it is desired to maintain the difference in between stages as low as
possible. The delay per stage is shown in Fig4.7. It can be observed that all
the delays per stage range from 156.5ps to 158.5ps. This translates to a 2ps
variation in delay per stage which is very tightly controlled.
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Figure 4.7: Stage-per-Stage Delay
4.7 INL
It can be seen in Fig4.8 that for the Maneatis delay cell that the INL
at its worst gives -0.1LSB of error.
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35
Chapter 5
Positive Feedback Delay Cell
The final VCDL designed and analyzed in this report is the delay el-
ement achieved by positive feedback [10]. It is also referred to as the cross-
coupled or negative resistance VCDL. Since there are many components that
affect the overall performance of the DLL minimizing the amount of com-
ponents needed is desired. For example, one design tries to remove the level
shifter, which makes the signal swing rail-to-rail, by integrating the level shifter
to be part of the VCDL [2].
5.1 Biasing Circuit
This particular VCDL requires a more complex biasing circuit thus for
the positive feedback delay cell, model biasing circuit was used instead of using
real components. The biasing circuit model, shown in Fig 5.1, takes Vctrl as an
input and generates two biasing outputs by using two VCVS elements. One of
the voltages generated is Vctrl, which is used to supply the gate voltage of the
tail current of the cascode stage. The other voltage generated is Vctrl, which
is used to supply the gate voltage tail current of the cross coupled NMOS
structure. Similar to the current starved inverter topology, the Vctrl and Vn go
36
to all 8 VCDL elements.
Vtailcc
VCVS
Vctrl
VCVS
Vtail
Vdd
Figure 5.1: Bias Circuit For Positive Feedback Delay Cell
5.2 Structure and Operation
The positive feedback delay cell, shown in Fig5.2, is composed of a
differential pair amplifier, M0-M1 with resistive loads Rload, a cross-coupled
NMOS stage M2-M3, and a two voltage-controlled tail current source, M4-
M5. The resistive load are made up of poly-resistors elements. This load can
be replaced by using PMOS devices but a bandgap reference voltage will be
needed.
The delay through the positive feedback VCDL is composed of the
effective resistance times the effective capacitance observed at the output. The
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Figure 5.2: Positive Feedback Delay Cell
two main resistive components observed at the output are Rload and −1/gm2,3
observed by the cross-coupled NMOS pair structure. Given this, the effective
output resistance can be considered to be:
Reffective = Rload|| − 1
gm2,3
=
Rload
Rloadgm2,3 − 1 (5.1)
The effective capacitance at the output node is composed of all the wiring
parasitics found at the output node, the drain capacitance of M0-M3 and the
capacitive load of the next delay stage. Thus the effective output capacitance
is given by:
Ceffective = Cwiring parasitic + Cdrain parasitic + Cnext delay stage (5.2)
The following VCDL is able to vary its delay by adjusting the resistance seen at
the cross-coupled NMOS structure. As the current through Itailcc is increased,
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the resistance seen by the cross coupled NMOS structure decreases. Since the
effective resistance at the output changes, the voltage swing at the output will
also change. To prevent this from occurring the current through Itail would
also have to be adjusted to maintain the same voltage swing [10]. This in part
is the reason why the biasing circuit was designed as a model and not designed
using real components. So the delay per stage then can be given by:
Delay = Ceffective
Rload
Rloadgm2,3 − 1 (5.3)
5.3 VCDL Positive Feedback Chain
The Positive Feedback VCDL is composed of 8 delay stages. The setup
is similar to the Maneatis VCDL with 2 dummy loads at the beginning for
signal shaping and one dummy load at the output to provide same loading as
intermediate delay stages.
5.4 Delay Range
The Positive Feedback delay cell chain was designed to achieve a 1
input clock cycle of delay which in this case it equates to 1.25ns (800MHz).
The control voltage was swept from 400mV to 1.4V to observe the delay and
linearity of the design. The results are shown in Fig5.3. It can be observed
that the range lies between 1.18ns to roughly 1.9ns. The biasing circuit was
designed to limit the voltage output of Vtail and Vtailcc thus the reason why
39
the delay saturates and doesn’t change when Vctrl is less than 0.6v and greater
then 1.3v. The slope of the delay line is not perfectly linear throughout the
Vctrl range. The error comes from the biasing circuit trying to maintain a
constant current through the VCDL which is not particularly trivial. It tries
to maintain the sum of Itail and Itailcc constant by adjusting Vtail and Vtailcc.
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Figure 5.3: Positive Feedback VCDL Delay Range With 8 Delay Stages
5.5 PSRR
In order to understand power supply noise sensitivities of the Positive
feedback delay cell, DC and AC noise tests were done. The DC test is com-
posed of taking the 8 stage positive feedback VCDL and measure its delay
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range when the voltage supply is operated at ±100mV from its original value,
of 1.8V. This will give us an indication of how much the total delay through
the VCDL would change in case of a DC supply voltage change. The AC
test is composed of applying an AC noise in the supply voltage with a 50mV
amplitude and measure its period change across the 8-stage delay chain.
The results of the DC test can be observed, in Fig5.4. It can be seen
that the profile of the delay curve stays constant as Vdd is varied. The range
decreases as Vdd increases and the range increase as Vdd decreases. Although
it is desired to obtain a higher delay range it is important to maintain the
stability of the overall closed loop system. Having a higher slope on the delay
curve decreases the stability of the DLL. If the slope of the Vctrl-Delay curve
was high, a small change in Vctrl would translate in a big change in delay, thus
causing the DLL to have more jitter.
The AC test was conducted across different frequencies, ranging from
1Hz-1GHz with 10 point samples per decade while its output period was mea-
sured. This test was conducted across 4 different ac phases to avoid the ac
noise to be in phase with the input signal. The graph in Fig5.5 shows that the
period is stable until 200KHz. It is not until 200-300MHz where the maximum
change in period occurs. But even then, the amount of change is very small.
5.6 Delay Per Stage
Another metric that is considered is the symmetry of the delay per
stage. Any differences in delay per stage will directly impact the INL of the
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Figure 5.4: PSRR DC with ±100mV of positive feedback delay cell
DLL so it is desired to maintain the difference in between stages as low as
possible. The delay per stage is shown in Fig5.6. It can be observed that all
the delays per stage ranges from 155ps to 156.8ps. This translates to a 2.8ps
variation in delay per stage which is tightly controlled.
5.7 INL
It can be seen in Fig5.7 that for the positive feedback delay cell that
the INL, at its worst, gives less then -0.1LSB of error.
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45
Chapter 6
VCDL Comparisons
The following chapter focuses on comparing the parameters of the var-
ious VCDL topologies. Table 6.1 lists the metrics used and summarizes the
performance of each topology.
6.1 Delay Range
The current starved inverter has the biggest range out of the three
topologies but at the cost of linearity. Linearity is important as it determines
the stability of the DLL and directly impacts the jitter of the system. The
Maneatis delay cell is the most linear out of the three, followed by the positive
feedback delay cell. The Maneatis has a slight advantage over the Positive
Feedback delay cell as it provides a higher delay range.
6.2 PSRR-DC
The topology that has the biggest impact on the output period, due
to DC supply offsets, is the Current Starved Inverter. Its adjustable current
sources are directly impacted by changes in the supply, because the Vgs of the
current source will see the same amount of change. The output period varies
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around 500ps for the current starved inverter while the other two topologies
change around 200ps.
6.3 PSRR-AC
For the PSRR-AC test two factors were compared. The first factor
compared is the inflection point, which is defined as the frequency in which
the output period starts to change due to AC noise. The other factor com-
pared is the peak-to-peak period change when the AC noise frequency is swept
between DC to 1GHz. Once again the Current Starved Inverter has the worst
inflection point compared to the other two topologies. Its inflection point is
around 20KHz while the other two topologies, Maneatis and Positive Feed-
back delay cell, are around 200kHz to 300KHz respectively. This is an order
of magnitude higher which is desired. Here we start to see the advantages of
using differential structures. Differential structures are insensitive to common-
mode. The maximum period variation observed is by the Maneatis delay cell
with 14ps of period variation while the other two topologies are around 1-2ps.
6.4 Delay Per Stage
The delay per stage is a metric used to see how symmetrical the de-
lays are distributed throughout the 8 delay stage VCDL. This is particularly
important because the output of each delay stage will be used to provide an
accurate delay version of the input signal. Thus any variations would directly
affect the INL of the DLL. The Current Starved Inverter has around a 30ps of
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variation from one delay to the next while the other 2 topologies are around
2ps. This is also another advantage of using differential delay cells. They are
not only insensitive to common-mode but they provide both the inverted and
non-inverted signal at the output of each stage. This is particularly a defi-
ciency in the single ended topology and so careful design must be taken into
account to balance the rise and fall slew rate times of the VCDL.
6.5 INL
The topology with the worst INL is the current starved inverter coming
with quarter of LSB of error.
Table 6.1: Comparison of parameters across different VCDL topologies
Parameter Current Starved Inv. Maneatis Positive Feedback
Delay Range 1050-1560ps 800-1600ps 1180-1900ps
PSRR-DC
(max dev)
500ps 200ps 210ps
PSRR-DC
(linearity)
exponential linear linear+quadrature
PSRR-AC
(inflection pt)
20kHz 200KHz 300KHz
PSRR-AC
(pk-pk)
1249.6-1250.6ps 1238-1252.3ps 1247.5-1250.5ps
Delay/Stage
(variation-
max)
30ps 2ps 1.8ps
INL -0.25LSB -0.07LSB 0.014LSB
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Chapter 7
Conclusion and Future Work
7.1 Conclusion
Although DLLs have lower order systems compared to PLLs and are
more stable, they are still very challenging to design. There are many intri-
cacies that one must take into consideration, and thus, it is quite common to
have multiple people involved in the DLL design process. During the work of
this report it became clear that there are constant enhancements and research
been done to increase the delay range of the VCDL while keeping its linearity.
It was observed that differential structures provide lower INL values and are
more agnostic to PSRR noise and DC voltage offsets compared to single ended
structures. However, this comes at the cost of using more components, more
complicated biasing structures and burning more static power.
Although this report focuses on the analysis of different VCDL topolo-
gies there was a lot of learning during the design process of the logic libraries,
MSFF, phase detector and modeling of the charge pump.
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7.2 Future Work
Even though this report compares the different VCDL topologies and
parameters there are other key metrics that werent measured or discuss and
that are still important to the overall DLL performance. Parameters like
jitter, DNL, lock time, power, and effects of adding level shifters and phase
interpolators to provide more outputs are also important. Another crucial
step to investigate is how much process variations and post layout extraction
affects the overall performance of the DLL design.
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